Loops software pipelining on ARM platform
Abstract
About the Authors
Roman ZhuykovRussian Federation
Dmitry Melnik
Russian Federation
Ruben Buchatskiy
Russian Federation
References
1. Gnu Compiler Collection website. http://gcc.gnu.org/
2. M.R. Garey, D.S. Johnson. “Computers and Intractability: A Guide to the Theory of NP-completeness”. San Francisco: W. H. Freeman & Company Publishers. 1979.
3. A. Belevantsev, D. Zhurikhin, D. Melnik. Kompilyatsiya programm dlya sovremennykh arkhitektur [Program compilation for modern architectures], Trudy ISP RAN [The Proceedings of ISP RAS], 2009, vol. 16, pp. 31-50 (in Russian).
4. J. Llosa, E. Ayguade, A. Gonzalez, M. Valero, J. Eckhardt. “Lifetime-sensitive modulo scheduling in a production environment”. Computers, IEEE Transactions on. Volume 50, Issue 3, pp.234-249. 2001. doi: 10.1109/12.910814
5. B.R. Rau. “Iterative modulo scheduling: An algorithm for software pipelining loops”. In Proc. of the 27th Annual International Symposium on Microarchitecture, pp. 63-74. November 1994. doi: 10.1145/192724.192731
6. Mostafa Hagog and Ayal Zaks. Swing Modulo Scheduling in GCC. In Proceedings of the GCC Developer's Summit 2004, pp 55-64, Ottawa, Canada.
7. Enlightenment Foundation Libraries website http://www.enlightenment.org/p.php?p=about/efl
8. SQLite website http://www.sqlite.org/about.html
9. Standard Performance Evaluation Corporation website. http://www.spec.org/cpu2000/
Review
For citations:
Zhuykov R., Melnik D., Buchatskiy R. Loops software pipelining on ARM platform. Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS). 2012;22. (In Russ.)