Mechanisms for functional testing of hardware models at different levels of abstraction
Abstract
It is known that at different design stages different representations of a target system are used (a general description of the system's architecture is step by step concretized up to a physical layout). Depending on the project maturity engineers apply different verification methods and, in particular, methods for developing reference models, which are used to check the design correctness (at the beginning of the design process only abstract models are applied; when the process is close to the end, models accuracy is increased). Distinction in abstraction makes it difficult to reuse testbenches having been created at the early stages for verifying the same components some time later. In this paper, we suggest an approach to construct reference models and test oracles that eases testbench reuse thereby reducing verification costs.
About the Authors
A. S. Kamkin
ISP RAS, Moscow
Russian Federation
Russian Federation
M. M. Chupilko
ISP RAS, Moscow
Russian Federation
Russian Federation
References
1. J. Bergeron. “Writing testbenches: functional verification of HDL models”. Kluwer Academic Publishers, 2000.
2. I. Bourdonov, A. Kossatchev, V. Kuliamin, A. Petrenko. “UniTesK test suite architecture”. In Proc. Formal Methods Europe (FME) 2002, pp. 77-88, 2002.
3. L. Cai, D. Gajski. “Transaction level modeling: an overview”. In Proc. The International Conference on Hardware-Software Codesign and System Synthesis (CODES+ISSS) 2003, pp. 19-24, 2003.
4. W. Lam. “Hardware design verification: simulation and formal method-based approaches”. Prentice Hall, 2005.
5. C.-M.R. Ho. “Validation tools for complex digital designs”. PhD thesis, Stanford University, 1996.
6. H.D. Foster, A.C. Krolnik, D.J. Lacey. “Assertion-based design”. Kluwer Academic Publishers, 2004.
7. OVM User Guide – http://www.ovmworld.org.
8. Я.С. Губенко, А.С. Камкин, М.М. Чупилко. “Сравнительный анализ современных технологий разработки тестов для моделей аппаратного обеспечения”. Труды Института системного программирования РАН, т. 17, с. 133-143, 2009.
9. А.С. Камкин. “Метод формальной спецификации аппаратуры с конвейерной организацией и его приложение к задачам функционального тестирования”. Труды Института системного программирования РАН, т. 16, с. 107-128, 2009.
10. M. Chupilko, A. Kamkin. “Developing cycle-accurate contract specifications for synchronous parallel-pipeline hardware: application to verification”. In Proc. The Baltic Electronic Conference (BEC) 2010, pp. 185-188, 2010.
11. M. Chupilko, A. Kamkin, D. Vorobyev. “Methodology and experience of simulation-based verification of microprocessor units based on cycle-accurate contract specifications”. In Proc. The Spring Young Researchers’ Colloquium on Software Engineering (SYRCoSE) 2008, vol. 2, pp. 25-31, 2008.
Review
For citations:
Kamkin A.S., Chupilko M.M. Mechanisms for functional testing of hardware models at different levels of abstraction. Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS). 2011;20. (In Russ.)
Email this article 