Formal specifications-based automation of system testing of hardware designs
Abstract
This paper touches upon the problem of the system testing of interconnected hardware modules when the resulted hardware design cannot be verified by means of module-level techniques due to its complexity. Brief analysis of the ways to develop test systems based on formal specifications is made in the paper. Also the method of verification is suggested which extends the module-based approach implementing the UniTESK technology.
References
1. J. Bergeron. Writing Testbenches Using SystemVerilog. Springer Media, 2006.
2. IEEE Standard SystemC Language Reference Manual. IEEE Std 1666-2005
3. IEEE Standard for SystemVerilog — Unified Hardware Design, Specification, and Verification Language. IEEE Std 1800-2009.
4. А.C. Камкин, Метод автоматизации имитационного тестирования микропроцессоров с конвейерной архитектурой на основе формальных спецификаций, диссертация на соискание уч.ст. к.ф.-м.н., Москва, 2009.
5. http://www.unitesk.ru
6. S. Iman. Step-by-step Functional Verification with SystemVerilog and OVM. Hansen Brown Publishing Company, 2008.
7. S. Ur, Y. Yadin. Micro architecture coverage direction generation of test programs. Proceedings of DAC, 1999.
8. P. Mishra, N. Dutt. Functional coverage driven test generation for validation of pipelined processors. Proceedings of DATE, 2005.
9. R. Ho, C. Yang, M. Horowitz, D. Dill. Architecture validation for processors. Proceedings of ISCA, 1995.
10. TLM-2.0 Reference Manual, http://www.systemc.org/downloads/standards/
11. M. Chupilko, A. Kamkin, D. Vorobyev. Methodology and Experience of Simulation-Based Verification of Microprocessor Units Based on Cycle-Accurate Contract Specifications. Proceedings of SYRCOSE, 2008.
12. M. Chupilko, A. Kamkin. Specification-Driven Testbench Development for Synchronous Parallel-Pipeline Designs. Proceedings of NorChip, 2009.
Review
For citations:
Chupilko. M.M. Formal specifications-based automation of system testing of hardware designs. Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS). 2010;18. (In Russ.)
Email this article 