Fault detection in combinational circuits based on self-dual complement to constant-weight code
https://doi.org/10.15514/ISPRAS-2019-31(1)-8
Abstract
A new method of combinational circuits concurrent checking is considered based on Boolean complement of the working functions of the diagnosis object to the constant-weight code words with parallel checkout of the bits functions belonging to the self-dual functions class of the Boolean logic. The described approach to the organization of concurrent error-detection (CED) systems allows to increase the detection ability in comparison with the traditional checkout by constant-weight code. In this case, the undetectable error can be a such error, which will lead to the preservation of the code word weight generated at the outputs of the Boolean complement block, if the distortions of all the functions bits on the opposite sets is coincide. This condition is more stringent than the checkout of the vector belonging a pre-selected code, it means that it gives a greater probability of detecting distortion arising from errors. The described method allows checkout of combinational circuit based on constant-weight codes with the same number of single and zero bits. In this case, the priority is in the widely used «2-out-of-4» code, which has a simple checker structure. A detailed description of the new CED system structure is given, and algorithms for the extension of definition of the values of the checkout functions that provide testability of technical diagnostic tools are given.
About the Authors
Dmitry Victorovitch EfanovRussian Federation
Valery Vladimirovitch Sapozhnikov
Russian Federation
Vladimir Vladimirovitch Sapozhnikov
Russian Federation
Dmitry Vyatcheslavovitch Pivovarov
Russian Federation
References
1. Kharchenko V., Kondratenko Yu., Kacprzyk J. Green IT Engineering: Concepts, Models, Complex Systems Architectures. Springer Book series «Studies in Systems, Decision and Control», vol. 74, 2017, 305 p.
2. . Pradhan D.K. Fault-Tolerant Computer System Design. New York, Prentice Hall, 1996, 560 p.
3. . Nicolaidis M., Zorian Y. On-Line Testing for VLSI – А Compendium of Approaches. Journal of Electronic Testing: Theory and Application, vol. 12, issue 1-2, 1998, pp. 7-20.
4. . Fujiwara E. Code Design for Dependable Systems: Theory and Practical Applications. John Wiley & Sons, 2006, 720 p.
5. . Borecký J., Kohlík M., Kubátová H. Parity Driven Reconfigurable Duplex System. Microprocessors and Microsystems, vol. 52, issue C, 2017, pp. 251-260.
6. . Gavrilov S.V., Tel'puhov D.V., Zhukova T.D., Gurov S.I. Synthesis of fault-tolerant combination schemes by introducing information redundancy, Taurida Journal of Computer Science Theory and Mathematics [Tavricheskij vestnik informatiki i matematiki], vol. 2, issue 39, , 2018, pp. 29-44 (in Russian).
7. . Sogomonyan E.S., Slabakov E.V. Self-Checking Devices and Fault-Tolerance Systems. Moscow, Radio and Communication [Radio i svyaz`], 1989, 208 p. (in Russian).
8. . Efanov D., Sapozhnikov V., Sapozhnikov Vl. Generalized Algorithm of Building Summation Codes for the Tasks of Technical Diagnostics of Discrete Systems. In Proc. of the 15th IEEE East-West Design & Test Symposium (EWDTS`2017), 2017, pp. 365-371, doi: 10.1109/EWDTS.2017.8110126.
9. . Sapozhnikov V.V., Sapozhnikov Vl.V. Self-Checking Discrete Devices. St. Petersburg, Energoatomizdat, 1992, 224 p. (in Russian).
10. . Yablonskij S.V. Introduction to Discrete Mathematics: Textbook, Ed. V.A. Sadovnichiy, 4th edition, Moscow, High School [Vyschaya shkola], 2003, 384 p. (in Russian).
11. . Reynolds D.A., Meize G. Fault Detection Capabilities of Alternating Logic. IEEE Transactions on Computers, vol. C-27, Issue 12, 1978, pp. 1093-1098.
12. . Sapozhnikov V.V., Sapozhnikov Vl.V., Gyossel' M. Self-dual discrete devices. St. Petersburg, Energoatomizdat, 2001, 331 p. (in Russian).
13. . Sapozhnikov V.V., Sapozhnikov Vl.V., Valiev R.Sh. Synthesis of self-dual systems, St. Petersburg, Elmor, 2006, 220 p. (in Russian).
14. . Piestrak S.J. (1995) Design of Self-Testing Checkers for Unidirectional Error Detecting Codes. Wrocław: Oficyna Wydawnicza Politechniki Wrocłavskiej, 1995, 111 p.
15. . Gessel M., Moshanin V.I., Sapozhnikov V.V., Sapozhnikov Vl.V. Fault Detection in Self-Test Combination Circuits Using the Properties of Self-Dual Functions. Automation and Remote Control [Avtomatika i telemekhanika], issue 12, 1997, pp. 193-200 (in Russian).
16. . Gessel' M., Dmitriev A.V, Sapozhnikov V.V, Sapozhnikov Vl.V. A functional fault-detection self-test for combinational circuits. Automation and Remote Control [Avtomatika i telemekhanika], issue 11, 1999, pp. 162-174 (in Russian).
17. . Pospelov D.A. Logical methods of analysis and synthesis of circuits. 3-ed edition, Moscow, Energy [Energiya], 1974, 368 p. (in Russian).
18. . Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Design of self-checking concurrent error detection systems based on «2-out-of-4» constant-weight code, Control Science [Problemy upravlenija], issue 1, 2017, pp. 57-64 (in Russian).
19. . Efanov D., Sapozhnikov V., Sapozhnikov Vl. Method of Self-Checking Concurrent Error Detection System Development Based on Constant-Weight Code “2-out-of-4”, In Proc. of the 3ed International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM), 2017, pp. 1-6, doi: 10.1109/ICIEAM.2017.8076374.
20. . Lala P.K. Self-Checking and Fault-Tolerant Digital Design. San Francisco, Morgan Kaufmann Publishers, 2001, 216 p.
21. . Carter W.C., Duke K.A., Schneider P.R. Self-Checking Error Checker for Two-Rail Coded Dataю United States Patent Office, filed July 25, 1968, ser. No. 747533, patented Jan. 26, 1971, N. Y., 10 p.
22. . Gessel' M., Dmitriev A.V., Sapozhnikov V.V., Sapozhnikov Vl.V. Detection of faults in combinational circuits by a self-dual test, Automation and Remote Control [Avtomatika i telemekhanika], issue 7, 2000, pp. 140-149 (in Russian).
23. . Sapozhnikov V.V., Sapozhnikov Vl.V. Self-Checking Constant-Weights Codes Checkers, Automation and Remote Control [Avtomatika i telemekhanika], issue 3, 1992, pp. 3-35 (in Russian).
24. . Aksyonova G.P. Necessary and sufficient conditions for the design of totally checking circuits of compression by modulo 2, Automation and Remote Control [Avtomatika i telemekhanika], Issue 9, 1979, pp. 126-135 (in Russian).
25. . Sapozhnikov V.V., Sapozhnikov Vl.V., Efanov D.V. Organization of functional control systems with totally self-checking structure based on two-rail signals compression modules, Journal of Instrument Engineering [Izvestiya vuzov. Priborostroenie], vol. 60, issue 5, 2017, pp. 404-411, doi: 10.17586/0021-3454-2017-60-5-404-411 (in Russian).
Review
For citations:
Efanov D.V., Sapozhnikov V.V., Sapozhnikov V.V., Pivovarov D.V. Fault detection in combinational circuits based on self-dual complement to constant-weight code. Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS). 2019;31(1):115-132. (In Russ.) https://doi.org/10.15514/ISPRAS-2019-31(1)-8