An Exploration of Approaches to Instruction Pipeline Implementation for Cycle-Accurate Simulators of "Elbrus"

Software simulation is of a big importance during development of processors as they provide access to hardware under development. Cycle-accurate simulators allow software engineers to design and optimize high-performance algorithms and programs with considerations of features and characteristics of processors being in development. This is especially important for architectures, whose performance is mainly achieved by advanced compiler optimizations. One of the core aspects of a cycle-accurate simulator is the way it simulates the pipeline of the target processor. A pipeline model has high impact on an overall structure of a simulator and its potential performance and accuracy. The main goal of this paper is to develop and analyze different approaches to pipeline simulation of “Elbrus” microprocessors, which let us reuse functionality of existing instruction set simulator and achieve good balance of performance and accuracy. We briefly describe features of “Elbrus” microprocessors and specifics of existing instruction set simulator, relevant for cycle-accurate simulation. We make several simple, but general and useful observations about various aspects of pipeline behavior in context of accurate and efficient cycle-accurate simulation of microprocessors. These observations are then used as a basis for justification, development and analysis of the several approaches to the pipeline simulation, described in this paper. We describe four different approaches, starting from simple and obvious one, which is then successively transformed into more advanced ones through several iterations. We analyze limitations of proposed approaches and outline further work.

Simulation, Pipeline, Cycle-Accurate Simulator, Microprocessor, Elbrus

1. . Ermakov S. G., Kim A. K., Perekatov V. I. Mikroprocessory i vychislitel'nye kompleksy semejstva "Elbrus" [Микропроцессоры и вычислительные комплексы семейства "Эльбрус"], 2012 (in Russian).

2. . Cuppu, Vinodh. "Cycle accurate simulator for TMS320C62x, 8 way VLIW DSP processor." University of Maryland, College Park (1999).

3. . Barbieri I. et al. Flexibility, Speed and Accuracy in VLIW Architectures Simulation and Modeling //Simulation. – Т. 10. – №. 11. – С. 12.

4. . Barbieri I., Bariani M., Raggio M. A VLIW architecture simulator innovative approach for HW-SW co-design //2000 IEEE International Conference on Multimedia and Expo. ICME2000. Proceedings. Latest Advances in the Fast Changing World of Multimedia (Cat. No. 00TH8532). – IEEE, 2000. – Т. 3. – С. 1375-1378

5. . Uhlig R. A., Mudge T. N. Trace-driven memory simulation: A survey //ACM Computing Surveys (CSUR). – 1997. – Т. 29. – №. 2. – С. 128-170.

6. . Joshua J. Y. et al. The future of simulation: A field of dreams //Computer. – 2006. – Т. 39. – №. 11. – С. 22-29.

7. . Agarwal A., Huffman M. Blocking: Exploiting spatial locality for trace compaction. – ACM, 1990. – Т. 18. – №. 1. – С. 48-57.

8. . Cho S. et al. TPTS: A novel framework for very fast manycore processor architecture simulation //2008 37th International Conference on Parallel Processing. – IEEE, 2008. – С. 446-453.

9. . Lee H. et al. Two‐phase trace‐driven simulation (TPTS): a fast multicore processor architecture simulation approach //Software: Practice and Experience. – 2010. – Т. 40. – №. 3. – С. 239-258.

10. . Böhm I., Franke B., Topham N. Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulator //2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. – IEEE, 2010. – С. 1-10.