Применения программного обеспечения с открытым исходным кодом для схемотехнического моделирования при разработке аналоговых интегральных микросхем

Моделирование схем является неотъемлемой частью процесса проектирования микроэлектронных устройств. В статье представлен процесс проектирования с использованием инструмента для моделирования Qucs-S с Ngspice или QucsatorRF в качестве движка моделирование. Данное ПО может быть использовано как в академических, так и в промышленных целях. Qucs-S сочетает в себе современный графический интерфейс и движки для моделирования, такие как Ngspice, QucsatorRF и XYCE. В статье представлен обзор программной архитектуры Qucs-S и ее применения для проектирования интегральных схем. Предлагаемый рабочий процесс проиллюстрирован на примере извлечения параметров полупроводниковых резисторов и углового моделирования с использованием упомянутых инструментов с открытым исходным кодом. 

1. A. Vladirmirescu, “Shaping the history of SPICE,” IEEE Solid State Circuits Magazine, vol. 3, no. 2, pp. 36–39, 2011. doi: 10.1109/MSSC.2011.942105.

2. S. Jahn and M. Brinson, “Interactive compact device modelling using Qucs equation-defined devices,” International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, vol. 21, no. 5, pp. 335–349, 2008. doi: 10.1002/jnm.676.

3. M. Brinson and S. Jahn, “Qucs: A GPL software package for circuit simulation, compact device modelling and circuit macromodelling from dc to rf and beyond,” International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, vol. 22, no. 4, pp. 297–319, 2009. doi: 10.1002/jnm.702.

4. M. Brinson and D. Tomaszewski, “Advances in Qucs-S schematic capture for SPICE and Verilog-A device modelling and circuit simulation,” in 2022 29th International Conference on Mixed Design of Integrated Circuits and System (MIXDES). IEEE, 2022. doi: 10.23919/MIXDES55591.2022.9838038 pp. 27–32.

5. F. Lannutti, P. Nenzi, and M. Olivieri, “KLU sparse direct linear solver implementation into NGSPICE,” in Proceedings of the 19th Interna tional Conference Mixed Design of Integrated Circuits and Systems MIXDES 2012. IEEE, 2012, pp. 69–73.

6. M. Brinson and F. Salfelder, “Compact device modeling and simulation with Qucs/Qucs-S/Xyce modular libraries,” in 2021 28th International Conference on Mixed Design of Integrated Circuits and System. IEEE, 2021. doi: 10.23919/MIXDES52406.2021.9497545 pp. 35–40.

7. I. V. Chukhraev and V. E. Drach, “Parameter optimization of broadband interference-suppressing filters of hi-performance power supplies,” in 2023 5th International Youth Conference on Radio Electronics, Elec trical and Power Engineering (REEPE), vol. 5. IEEE, 2023. doi: https://doi.org/10.1109/REEPE57272.2023.10086788 pp. 1–5.

8. D. V. Andreev, G. G. Bondarenko, V. V. Andreev and S. A. Loskutov, "Programmable set to monitor charge state change of MIS devices under high-fields," 2022 Moscow Workshop on Electronic and Networking Technologies (MWENT), Moscow, Russian Federation, 2022, pp. 1-3, doi: 10.1109/MWENT55238.2022.9802396.

9. P. Kuthe, M. Müller, and M. Schröter, “VerilogAE: An open source Verilog-A compiler for compact model parameter extraction,” IEEE Journal of the Electron Devices Society, vol. 8, pp. 1416–1423, 2020. doi: 10.1109/JEDS.2020.3023165.

10. P.-C. Medinceanu and M. Enachescu, “Open Skywater130nm PDK based IP development platform: A PWM peripheral case study,” in 2024 IEEE 22nd Mediterranean Electrotechnical Conference (MELECON). IEEE, 2024. doi: 10.1109/MELECON56669.2024.10608632 pp. 856-861.

11. K. Herman, R. Scholz, and S. Andreev, “Reflections on the first european open source PDK by IHP-experiences after one year and future activities,” in 2024 31st International Conference on Mixed Design of Integrated Circuits and System (MIXDES). IEEE, 2024. doi: 10.23919/MIXDES62605.2024.10614043 pp. 19–22.

12. I. V. Chukhraev and V. E. Drach, “Investigation of factors, affecting the behaviour of Id–Vg shift in MOSFET,” in 2024 6th International Youth Conference on Radio Electronics, Electrical and Power Engineering (REEPE). IEEE, 2024. doi: https://doi.org/10.1109/REEPE60449.2024.10479923 pp. 1–5.

13. M. E. Brinson and V. Kuznetsov, A new approach to compact semiconductor device modelling with Qucs Verilog-A analogue module synthesis. Int. J. Numer. Model., vol. 29: pp. 1070–1088., 2016 doi: 10.1002/jnm.2166.

14. M. E. Brinson and V. Kuznetsov Extended behavioural device modelling and circuit simulation with Qucs-S. International Journal of Electronics, vol. 105(3), pp. 412–425. doi:10.1080/00207217.2017.1357764

15. M. Lotfi and D. Zohir, “Pspice implementation of a new esaki tunnel diode macro-model,” International Journal of Smart Home, vol. 10, no. 4, pp. 153–166, 2016. doi: 10.14257/ijsh.2016.10.4.15.

16. G. Rappitsch, E. Seebacher, M. Kocher, and E. Stadlober, “SPICE modeling of process variation using location depth corner models,” IEEE transactions on semiconductor manufacturing, vol. 17, no. 2, pp. 201 213, 2004. doi: 10.1109/TSM.2004.826940.