Research and Development of Methods for Technology-Independent Power Optimization of Integrated Circuits
Alexander Sergeevich KAMKIN,
Alexey Aleksandrovich YAGZHOV,
Anastasiya Sergeevna KURGANSKAYA,
Sergey Aleksandrovich SMOLOV https://doi.org/10.15514/ISPRAS-2025-37(6)-51
Abstract
Along with performance and area, power consumption is a critically important characteristic of integrated circuits. Recently, there have been proposed methods for reducing power consumption at different design stages: from creating an RTL model (multiple power domains, clock gating, etc.) to using special technology libraries (including those based on reversible logic). This paper suggests a practical approach to optimize power consumption of integrated circuits at the logic synthesis stage, specifically at the stage of technology-independent optimization. The approach consists of three steps, at each of which equivalent transformations of combinational circuits are carried out. The first step is aimed at reducing the number of logic gates and is implemented through circuit rewriting. The second and third steps minimize switching activity: in the second step, this is achieved by subcircuit resynthesis, while in the third step, optimization is done by circuit restructuring (balancing). Experimental analysis shows that the suggested approach reduces power consumption, as it is evidenced by the results of circuit estimation after technology mapping.
Keywords
digital hardware,
integrated circuit,
logic synthesis,
technology-independent optimization,
switching activity,
power consumption.
Supporting agencies: This research was carried out at Plekhanov Russian University of Economics at the expense of a grant from the Russian Science Foundation, № 23-21-00313.
About the Authors
Alexander Sergeevich KAMKIN
Ivannikov Institute for System Programming of the RAS,
National Research University Higher School of Economics,
Plekhanov Russian University of Economics,
Lomonosov Moscow State University,
Moscow Institute of Physics and Technology
Russian Federation
Russian Federation
Cand. Sci. (Phys.-Math.). He is a leading researcher at the Software Engineering Department of ISP RAS, leading researcher at the Heterogeneous Computing Systems research lab of Plekhanov RUE. He is also a lecturer at MSU, MIPT, and HSE. His research interests include digital hardware design automation, verification and testing. Alexander has a PhD degree in Physics and Mathematics.
Alexey Aleksandrovich YAGZHOV
Ivannikov Institute for System Programming of the RAS,
National Research University Higher School of Economics
Russian Federation
Russian Federation
A master's student of the A.N. Tikhonov Moscow Institute of Electronics and Mathematics of the National Research University Higher School of Economics. Research interests: optimization of digital VLSI.
Anastasiya Sergeevna KURGANSKAYA
Ivannikov Institute for System Programming of the RAS,
National Research University Higher School of Economics
Russian Federation
Russian Federation
A master's student of the Faculty of Computer Science of the National Research University Higher School of Economics. Her research interests: optimization of digital VLSI.
Sergey Aleksandrovich SMOLOV
Ivannikov Institute for System Programming of the RAS,
Plekhanov Russian University of Economics
Russian Federation
Russian Federation
A researcher at the Software Engineering Department of Ivannikov Institute for System Programming of the Russian Academy of Sciences (ISP RAS), senior researcher at the Heterogeneous Computing Systems research lab of Plekhanov RUE. His research interests include digital hardware design automation, verification and testing.
References
1. Nebel W., Mermet J. P. Low power design in deep submicron electronics. Springer Science & Business Media, vol. 337, 2013, 580 p.
2. Yaseen M., Abd S., Mansoor I. Critical factors affecting the adoption of open-source software in public organizations. Iraqi Journal for Computer Science and Mathematics, vol. 1, No. 2, 2020, pp. 29-37, DOI: 10.52866/ijcsm.2020.01.02.005.
3. Kaur K., Noor A. CMOS low power cell library for digital design. International Journal of VLSI Design and Communication Systems, vol. 4, No. 3, 2013, pp. 43-51, doi: 10.5121/vlsic.2013.4305.
4. Kahng B., Hu J., Lienig J., Markov I. L. VLSI physical design: from graph partitioning to timing closure. Springer Dordrecht, 2011, 310 p., DOI: 10.1007/978-90-481-9591-6.
5. Zou S., Zhang J., Shi B., Luo G. PowerSyn: A logic synthesis framework with early power optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 43, No. 1, 2024, pp. 203-216, DOI: 10.1109/TCAD.2023.3297069.
6. Brayton R. K., Hachtel G. D., Sangiovanni-Vincentelli A. L. Multilevel logic synthesis. Proceedings of the IEEE, vol. 78, No. 2, 1990, pp. 264-300, DOI: 10.1109/5.52213
7. Najm, F.N. A survey of power estimation techniques in VLSI circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, No. 4, 1994, pp. 446-455, DOI: 10.1109/92.335013.
8. Murashko I.A., Yarmolik V.N. Methods for minimizing power consumption during digital device self-test. Minsk, Bestprint, 2004, 187 p. (in Russian).
9. Song H. Z., Yeap K. H., Goh M. W. C. Electromagnetic field in advancing science and technology. IntechOpen, 2023, 190 p., DOI: 10.5772/intechopen.100711.
10. Yeap G. K. Practical low power digital VLSI design. Springer Science & Business Media, 2012.
11. Zhou Y., He Z., Zhang Y., Liu J., Wang T., Xiao L., Wang, X. Power optimization for mixed polarity Reed-Muller circuits based on multilevel adaptive memetic algorithm. The Computer Journal, vol. 58, No. 6, 2015, pp. 1306-1313, DOI: 10.1093/comjnl/bxu072.
12. Zhou H., Wong D. F. Optimal low power XOR gate decomposition. Proceedings 37th Design Automation Conference, 2000, pp. 104-107.
13. Pradhan S. N., Chattopadhyay S. Two-level AND-XOR networks synthesis with area-power trade-off. International Journal of Computer Science and Network Security, vol. 8, No. 9, 2008, pp. 365-375.
14. Narayanan U., Liu C. L. Low power logic synthesis for XOR based circuits. In IEEE/ACM International Conference on Computer Aided Design, 1997, pp. 570-574, DOI: 10.1145/266388.266554.
15. ABC. Available at: https://github.com/berkeley-abc/abc, accessed 05.08.2025.
16. Ma X., Xia Y. Power optimization based on dual-logic using AND-XOR-Inverter Graph. 2017 IEEE 12th International Conference on ASIC (ASICON), 2017, pp. 351-354, DOI: 10.1109/ASICON.2017.8252485.
17. Cheremisinova L.D. Synthesis of Combinational CMOS Circuits with Consideration of Power Consumption. Informatika, vol. 4, No. 28, 2010, pp. 112-122 (in Russian).
18. Cheremisinova L.D. Synthesis and Optimization of Combinational VLSI Structures. Minsk, 2005, 235 p. (in Russian).
19. Das, A., Pradhan, S. N. Area-power-temperature aware AND-XOR network synthesis based on shared mixed polarity reed-muller expansion. International Journal of Intelligent Systems and Applications, vol. 10, No. 12, 2018, pp. 35-46.
20. The OpenROAD Project, OpenSTA. Available at: https://github.com/The-OpenROAD-Project/OpenSTA, accessed 05.08.2025.
21. Mishchenko A., Brayton R. K. Scalable logic synthesis using a simple circuit structure. Proceedings of the International Workshop on Logic Synthesis (IWLS), vol. 6, 2006, pp. 15-22.
22. Zhang J., Yang G., Hung W. N., Wu J., Zhu, Y. A new pairwise NPN Boolean matching algorithm based on structural difference signature. Symmetry, vol. 11, 2018, DOI: 10.3390/sym11010027.
23. Riener H., Testa E., Haaswijk W., Mishchenko A., Amarù L., De Micheli G., Soeken M. Scalable generic logic synthesis: One approach to rule them all. Proceedings of the 56th Annual Design Automation Conference 2019, 2019, pp. 1-6.
24. Akers S. B. Synthesis of combinational logic using three-input majority gates. 3rd Annual Symposium on Switching Circuit Theory and Logical Design (SWCT 1962), 1962, pp. 149-157, DOI: 10.1109/FOCS.1962.16.
25. Choudhury M., Mohanram K. Bi-decomposition of large Boolean functions using blocking edge graphs. 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2010, pp. 586-591, DOI: 10.1109/ICCAD.2010.5654210.
26. Minato, S. I. Fast generation of prime-irredundant covers from binary decision diagrams. EICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. 76, No. 6, 1993, pp. 967-973.
27. Bertacco V. Scalable hardware verification with symbolic simulation. Springer, 2005, 200 p.
28. Utopia EDA. Available at: https://gitlab.ispras.ru/mvg/utopia-eda, accessed 05.08.2025.
29. SkyWater. Available at: https://github.com/google/skywater-pdk, accessed 05.08.2025.
30. Yosys Open SYnthesis Suite. Available at: https://github.com/YosysHQ/yosys, accessed 05.08.2025.
31. OpenABC-D. Available at: https://github.com/NYU-MLDA/OpenABC, accessed 05.08.2025.
32. Conover W. J. Practical nonparametric statistics. John Wiley & Sons, 1999.
Review
For citations:
KAMKIN A.S., YAGZHOV A.A., KURGANSKAYA A.S., SMOLOV S.A. Research and Development of Methods for Technology-Independent Power Optimization of Integrated Circuits. Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS). 2025;37(6):73-84. https://doi.org/10.15514/ISPRAS-2025-37(6)-51
Email this article 