An Approach to Test Program Generation for Memory Coherence Verification of “Elbrus” Microprocessors | AGAFONOV | Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS)

Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS)
Trudy Instituta sistemnogo programmirovaniâ

ISSN 2079-8156 (Print)
ISSN 2220-6426 (Online)

eng | рус

Preview

Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS)

Advanced search

Archives

Download this PDF file

For citations:

AGAFONOV V.A., FROLOV P.V., MESHKOV A.N. An Approach to Test Program Generation for Memory Coherence Verification of “Elbrus” Microprocessors. Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS). 2022;34(2):7-16. https://doi.org/10.15514/ISPRAS-2022-34(2)-1

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 License.

ISSN 2079-8156 (Print)
ISSN 2220-6426 (Online)

* not an advertisement

Indexing Databases

* not an advertisement

Popular articles

Editor-in-Chief

Academician Arutyun I. Avetisyan

Article Tools

How to cite item

Finding References

Email this article (Login required)

Email the author (Login required)

About the Authors

Vladimir Andreevich AGAFONOV
Moscow Institute of Physics and Technology (National Research University), MCST
Russian Federation

Lead engineer of the sector of system-level verification ("verification and modeling" department at JSC MCST), postgraduate student at MIPT

Pavel Viktorovich FROLOV
Moscow Institute of Physics and Technology (National Research University), MCST, INEUM
Russian Federation

Head of the sector of system-level verification ("verification and modeling" department at JSC MCST)

Alexey Nikolaevich MESHKOV
MCST, INEUM
Russian Federation

Ph.D. in Technology, head of "verification and modeling" department at JSC MCST

Notifications